MIL-M-38510-291 Microcircuits, Digital, Cmos 16,384 Bit Static Random Access Memory Ram Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, CMOS, 16,384 bit static random access memory microcircuits. Two product assurance classes and a choice of case outlines, lead finishes, and radiation hardness assured RHA products are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.4.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65

MIL-M-38510/291B

Timing parameter	Description	Device Type 07		Device Type 07		Unit
Timing parameter	Description	Min	Max	Min	Max	ns
tAVAV	Read cycle time	150	-------	175	-------	ns
tAVEL	Address setup time	0	-------	0	-------	ns
tAVQV	Address access time	-------	150	-------	175	ns
tELQV	Chip enable access time	-------	150	-------	175	ns
tELQX	Chip enable output enable time	20	-------	40	-------	ns
tEHQX	Chip disable output hold time	20	-------	40	-------	ns
tAXQX	Address invalid output hold time	40	-------	60	-------	ns
tEHQZ	Chip disable output disable time	-------	25	-------	50	ns
tAVAV	Write cycle time	150	-------	175	-------	ns
tELWH	Chip enable to end of write	100	-------	125	-------	ns
tWLWH	Write enable pulse width	75	-------	100	-------	ns
tAVWL	Address setup time	0	-------	0	-------	ns
tWHAX	Address hold time	20	-------	25	-------	ns
tDVWH	Data setup time	75	-------	100	-------	ns
tWHDX	Data hold time	0	-------	0	-------	ns
tWLQZ	Write enable output disable time	-------	25	-------	50	ns
tWHQX	Write disable output enable time	0	-------	-------	-------	ns
tAVWH	Address valid to end of write	100	-------	125	-------	ns
tAVEL	Address setup time	0	-------	0	-------	ns
tEHAX	Address hold time	0	-------	0	-------	ns
tAVEH	Address valid to end of write	100	-------	125	-------	ns
tELEH	Enable pulse width	100	-------	125	-------	ns
tWLEH	Write to end of write	100	-------	125	-------	ns
tDVEH	Data setup time	75	-------	100	-------	ns
tEHDX	Data hold time	0	-------	0	-------	ns

FIGURE 6. Timing test conditions over operating temperature range.