MIL-M-38510-57 Microcircuits, Digital, Cmos, Static Shift Register, Monolithic Silicon, Positive LogicThis specification covers the detail requirements for monolithic silicon, CMOS, logic microcircuits. Two product assurance classes and a choice of case outlines, lead finishes, and radiation hardness assurance RHA are provided and are reflected in the complete Part or Identifying Number PIN. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535 see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - 66 - 67 - 68 - 69 - 70 - 71 - 72 - 73 - 74 - 75 - 76 - 77 - 78 - 79 - 80 - 81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 89 - 90 - 91 - 92

Symbol

MIL- STD-

883 method

Cases

E,F,N,Z

Terminal conditions and limits 1/

Measured terminal

Test limits

Unit

Recir

In

Clock

NC

NC

NC

Q

Q

VSS

Delayed

clock

Mode

cont

NC

NC

NC

NC

Data

In

VDD

Subgroup 9

TC=25°C

Subgroup 10

TC=125°C

Subgroup 11

TC=-55°C

Test no.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

Min

Max

Min

Max

Min

Max

tPHL1

3003

Fig. 4

136

GND

IN

OUT

GND

GND

IN

5.0V

Clock to Q

13

632

18

840

13

632

ns

tPHL2

137

GND

IN

OUT

GND

GND

IN

5.0V

Clock to Q

"

632

"

840

"

632

ns

tPHL3

138

GND

IN

GND

OUT

GND

5.0V

Clock to

Delayed clock

"

263

"

350

"

263

ns

tPHL4

3003

Fig. 4

139

IN

IN

OUT

GND

5.0V

5.0V

Clock to Q

13

632

18

840

13

632

ns

tPLH1

140

GND

"

OUT

"

GND

IN

"

Clock to Q

"

"

"

"

"

"

"

tPLH2

141

GND

"

OUT

"

GND

IN

"

Clock to Q

"

"

"

"

"

"

"

tPLH3

142

GND

"

"

OUT

GND

"

Clock to Delayed clock

"

263

"

350

"

263

"

tPLH4

143

IN

"

OUT

"

5.0V

"

Clock to Q

"

632

"

840

"

632

"

tTHL1

3004

Fig. 4

144

GND

"

OUT

"

GND

IN

"

Q

10

210

14

280

10

210

"

tTHL2

145

"

"

OUT

"

"

IN

"

Q

"

210

"

280

"

210

"

tTHL3

146

"

"

"

OUT

"

"

Delayed clock

"

150

"

200

"

150

"

tTLH1

147

"

"

OUT

"

"

IN

"

Q

"

210

"

280

"

210

"

tTLH2

148

"

"

OUT

"

"

IN

"

Q

"

210

"

280

"

210

"

tTLH3

149

"

"

"

OUT

"

"

Delayed clock

"

150

"

200

"

150

"

fCL

(max)

13/

150

151

152

153

154

IN IN

" "

" " "

OUT OUT

OUT OUT

" "

" " "

OUT

" "

"

5.0V

5.0V

IN IN

" " " "

Clock

" " " "

.94 "

" " "

1.25 "

" " "

.94 "

" " "

µs

" " " "