MIL-M-38510-57 Microcircuits, Digital, Cmos, Static Shift Register, Monolithic Silicon, Positive LogicThis specification covers the detail requirements for monolithic silicon, CMOS, logic microcircuits. Two product assurance classes and a choice of case outlines, lead finishes, and radiation hardness assurance RHA are provided and are reflected in the complete Part or Identifying Number PIN. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535 see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - 66 - 67 - 68 - 69 - 70 - 71 - 72 - 73 - 74 - 75 - 76 - 77 - 78 - 79 - 80 - 81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 89 - 90 - 91 - 92

TABLE III.  Group A inspection for device type 01 - Continued.

1/     Terminals not designated may be "HIGH" level logic, "LOW" level logic, or open except as follows: VIC(POS)  tests; the VSS  terminal shall be open.

VIC(NEG)  tests; the VDD  terminal shall be open. ISS  tests; the output terminals shall be open.

2/     Test numbers 11 through 19 shall be run in sequence.  See 4.5.3.

3/     Apply single clock pulse; VIN  = 0 V to VDD.

4/     VIH1  = 3.8 V at 25°C, 3.6 V at 125°C, 3.95 V at -55°C.

5/     Apply clock pulse; VIN  = 0 V to VDD  until proper output state is achieved.

6/     IOH  = -100 µA at 25°C, -70 µA at 125°C, -125 µA at -55°C.

7/     VIH2  = 9.5 V at 25°C, 9.25 V at 125°C, 9.75 V at -55°C.

8/     VIL1  = 1.1 V at 25°C, 0.85 V at 125°C, 1.35 V at -55°C.

9/     IOL  = 125 µA at 25°C, 85 µA at 125°C, 155 µA at -55°C.

10/   VIL2  = 2.8 V at 25°C, 2.55 V at 125°C, 3.05 V at -55°C.

11/   The device manufacturer may, at his option, measure IIL  and IIH  at 25°C for each individual input or measure all inputs together.

12/   See 4.4.1c.

13/   Test numbers 61 through 76 shall be run in sequence.

14/   Apply single clock pulse; VIN  = 0 V to VDD.

15/   The output voltage limits for each temperature are "H" = VDD  -0.5 V min. and "L" = VSS  +0.5 V max.

16/   The functional tests shall be performed at VIH  and VDD  ≤ 5.0 V and � 15 V.

17/   The maximum clock frequency (fCL) requirement is considered met if proper output state changes occur with the pulse repetition period set to that given in the limits column.