MIL-M-38510-57 Microcircuits, Digital, Cmos, Static Shift Register, Monolithic Silicon, Positive LogicThis specification covers the detail requirements for monolithic silicon, CMOS, logic microcircuits. Two product assurance classes and a choice of case outlines, lead finishes, and radiation hardness assurance RHA are provided and are reflected in the complete Part or Identifying Number PIN. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535 see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - 66 - 67 - 68 - 69 - 70 - 71 - 72 - 73 - 74 - 75 - 76 - 77 - 78 - 79 - 80 - 81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 89 - 90 - 91 - 92

Symbol

MIL- STD-

883 method

Cases

E,F,N,Z

Terminal conditions and limits 11

Measured terminal

Test limits

Unit

Recir

In

Clock

NC

NC

NC

Q

Q

VSS

Delayed

clock

Mode

cont

NC

NC

NC

NC

Data

In

VDD

Subgroup 1

TC  = 25°C

Subgroup 2

TC  = 125°C

Subgroup 3

TC  = -55°C

Test no.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

Min

Max

Min

Max

Min

Max

IOH1

95

96

97

GND "

"

41

41

5.0V

GND "

"

GND "

"

5.0V GND

5.0V

5.0V

5.0V

5.0V

Q Q Delayed clock

-0.51

-0.51

-0.51

-0.36

-0.36

-0.36

-0.64

-0.64

-0.64

mA "

"

IOH2

98

99

100

"

" "

41

41

15.0V

"

" "

"

" "

15.0V

GND

15.0V

15.0V

15.0V

15.0V

Q

Q Delayed clock

-3.4

-3.4

-3.4

-2.4

-2.4

-2.4

-4.2

-4.2

-4.2

"

" "

IIH1

61

3010

101

18.0V

18.0V

"

18.0V

18.0V

18.0V

All inputs

together

4

nA

IIH2

3010

102

103

104

105

18.0V GND

"

"

GND

18.0V GND

"

GND "

"

"

GND GND

18.0V

GND

GND GND GND

18.0V

18.0V "

"

"

Recir In Clock Mode cont

Data In

1 " "

"

45 "

"

"

nA "

"

"

IIL1

61

3009

106

"

"

"

"

GND

"

All inputs together

-4

"

IIL2

107

108

109

110

" " " "

" " " "

" " " "

" " " "

" " " "

" " " "

Recir In Clock Mode cont Data In

-1 "

" "

-45 "

" "

" " " "

Subgroup 4

TC  = 25°C

Min

Max

Ci

3012

111

112

113

114

71

71

GND "

" "

71

71

GND "

" "

Recir In Clock Mode cont Data In

12

70

12

12

pF "

" "

Subgroup 7

TC  = 25°C

Subgroup 8

TC  = 125°C

TC  = -55°C

Min

Max

Min

Max

Min

Max

Truth table test

81

3014

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

GND GND GND

5.0V

5.0V GND "

" "

5.0V "

"

" " " " " " " " "

5.0V GND

5.0V GND

5.0V GND

5.0V GND

5.0V GND

5.0V

121

5.0V GND

5.0V GND

5.0V GND

5.0V GND

5.0V

H H L L H H L L H

L L H H L L H H L

GND "

" " " "

" " " " " "

" " " " " "

" " "

H L H L H L H L H

GND "

" " " "

"

5.0V "

" " GND "

" " " " "

" " "

5.0V

5.0V

5.0V GND GND

5.0V "

" " GND GND

5.0V

" " " " " " " " "

5.0V "

" " " "

" " " " " "

" " " " " "

" " "

None

" " " " " " " " " " "

All outputs "

" " " " " "

See 91, 101, 111