MIL-M-38510-57 Microcircuits, Digital, Cmos, Static Shift Register, Monolithic Silicon, Positive LogicThis specification covers the detail requirements for monolithic silicon, CMOS, logic microcircuits. Two product assurance classes and a choice of case outlines, lead finishes, and radiation hardness assurance RHA are provided and are reflected in the complete Part or Identifying Number PIN. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535 see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - 66 - 67 - 68 - 69 - 70 - 71 - 72 - 73 - 74 - 75 - 76 - 77 - 78 - 79 - 80 - 81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 89 - 90 - 91 - 92

Symbol

MIL- STD-

883 method

Cases E,F,N, z

Terminal conditions and limits 1/

Measured terminal

Test limits

Unit

Recirc.

in

Clock

NC

NC

NC

Q

Q

VSS

Delayed

clock

Mode

cont.

NC

NC

NC

NC

Data

in

VDD

Subgroup 9

TC  = 25°C

Subgroup 10

TC  = 125°C

Subgroup 11

TC  = -55°C

Test no.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

Min

Max

Min

Max

Min

Max

tPHL1

3003

Fig. 4

124

GND

IN

OUT

GND

GND

IN

5.0V

Clock to Q

13

1060

18

1590

13

1060

ns

tPHL2

125

GND

"

OUT

"

GND

IN

"

Clock to Q

"

1320

"

1980

"

1320

"

tPHL3

126

GND

"

"

OUT

GND

"

Clock to

delayed clock

"

650

"

975

"

650

"

tPHL4

127

IN

"

OUT

"

5.0V

"

Clock to Q

"

1060

"

1590

"

1060

"

tPLH1

128

GND

"

OUT

"

GND

IN

"

Clock to Q

"

1060

"

1590

"

1060

"

tPLH2

129

GND

"

OUT

"

GND

IN

"

Clock to Q

"

1320

"

1980

"

1320

"

tPLH3

130

GND

"

"

OUT

GND

"

Clock to delayed clock

"

650

"

975

"

650

"

tPLH4

131

IN

"

OUT

"

5.0V

"

Clock to Q

"

1060

"

1590

"

1060

"

tTHL1

3004

Fig. 4

132

GND

"

OUT

"

GND

IN

"

Q

10

290

14

435

10

290

"

tTHL2

133

GND

"

OUT

"

GND

IN

"

Q

"

1400

"

2100

"

1400

"

tTHL3

134

GND

"

"

OUT

GND

"

Delayed clock

"

350

"

525

"

350

"

tTLH1

3004

Fig. 4

135

GND

IN

OUT

"

GND

IN

5.0V

Q

10

340

14

510

10

340

ns

tTLH2

136

GND

"

OUT

"

"

IN

"

Q

"

1400

"

2100

"

1400

"

tTLH3

137

GND

"

"

OUT

"

"

Delayed clock

"

350

"

525

"

350

"

fCL

(max)

22/

138

139

140

141

142

IN IN

" "

" " "

OUT OUT

OUT OUT

" "

" " "

OUT

" "

"

5.0V

5.0V

IN IN

" "

" " "

Clock

" " " "

1.25 "

" " "

1.81 "

" " "

1.25 "

" " "

µs

" " " "