MIL-M-38510-57 Microcircuits, Digital, Cmos, Static Shift Register, Monolithic Silicon, Positive LogicThis specification covers the detail requirements for monolithic silicon, CMOS, logic microcircuits. Two product assurance classes and a choice of case outlines, lead finishes, and radiation hardness assurance RHA are provided and are reflected in the complete Part or Identifying Number PIN. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535 see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - 66 - 67 - 68 - 69 - 70 - 71 - 72 - 73 - 74 - 75 - 76 - 77 - 78 - 79 - 80 - 81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 89 - 90 - 91 - 92

MIL-M-38510/57F

Device types 04 and 54

Positive logic 0 � VSS. Positive logic 1 � VDD.

↓ = Clock transition from high to low.

t = Clock transition from low to high. x = Don't care.

Device types 05 and 55

INPUT CONTROL CIRCUIT TRUTH TABLE TYPICAL STAGE TRUTH TABLE

Device types 06 and 56

"A" Enable	P/S	A/B	A/S	Operation *
L	L	L	x	Serial mode; synch. serial data input, "A" parallel data outputs disabled
L	L	H	x	Serial mode; synch. serial data input, "B" parallel data output
L	H	L	L	Parallel mode; "B" synch. parallel data inputs, "A" parallel data outputs disabled
L	H	L	H	Parallel mode; "B" asynch. parallel data inputs, "A" parallel data outputs disabled
L	H	H	L	Parallel mode; "A" parallel data inputs disabled, "B" parallel data outputs, synch. data recirculation
L	H	H	H	Parallel mode; "A" parallel data inputs disabled, "B" parallel data outputs, asynch. data recirculation
H	L	L	x	Serial mode; synch. serial data input, "A" parallel data output
H	L	H	x	Serial mode; synch. serial data input, "B" parallel data output
H	H	L	L	Parallel mode; "B" synch. parallel data input, "A" parallel data output
H	H	L	H	Parallel mode; "B" asynch. parallel data input, "A" parallel data output
H	H	H	L	Parallel mode; "A" synch. parallel data input, "B" parallel data output
H	H	H	H	Parallel mode; "A" asynch. parallel data input, "B" parallel data output

* Outputs change at positive transition of clock in the serial mode and when the A/S/ control input is "low" in the parallel mode.

Positive logic 0 � VSS. Positive logic 1 � VDD. NC = No change.

↓ = Clock transition from high to low.

t = Clock transition from low to high. x = Don't care.

FIGURE 3. Truth tables - Continued.