MIL-M-38510-57 Microcircuits, Digital, Cmos, Static Shift Register, Monolithic Silicon, Positive LogicThis specification covers the detail requirements for monolithic silicon, CMOS, logic microcircuits. Two product assurance classes and a choice of case outlines, lead finishes, and radiation hardness assurance RHA are provided and are reflected in the complete Part or Identifying Number PIN. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535 see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - 66 - 67 - 68 - 69 - 70 - 71 - 72 - 73 - 74 - 75 - 76 - 77 - 78 - 79 - 80 - 81 - 82 - 83 - 84 - 85 - 86 - 87 - 88 - 89 - 90 - 91 - 92

MIL-M-38510/57F

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 1/ VSS = 0 V -55°C ≤ TC ≤ 125°C Unless otherwise specified		Device type	Limits		Unit
Test	Symbol			Device type	Min	Max	Unit
Output high (source) current	IOH1	VDD = 5 V dc VOH = 4.6 V dc VIN = VDD		51, 53 52, 54, 55, 56	-0.36		mA dc
Output high (source) current	IOH2	VDD = 15 V dc VOH = 13.5 V dc VIN = VDD		51, 53 52, 54, 55, 56	-2.4		mA dc
Input leakage current (high)	IIH 2/	Measure inputs sequentially	VDD = 15 V dc	01, 04, 05, 06,		45	nA
			VDD = 15 V dc	02, 03		100	nA
			VDD = 18 V dc	51, 52, 53, 55, 56		45	nA
			VDD = 18 V dc	54		100	nA
Input leakage current (low)	IIL 2/	Measure inputs sequentially	VDD = 15 V dc	01, 04 05, 06		-45	nA
			VDD = 15 V dc	02, 03		-100	nA
			VDD = 18 V dc	51, 52, 53, 55, 56		-45	nA
			VDD = 18 V dc	54		-100	nA
Input capacitance test	Ci	VDD = 0 V dc, f = 1 MHz TC = 25°C		01, 05		70	pF
				02, 03, 04, 06		12
				56		7.5
				51, 53 52, 54		12
				55		70
Propagation delay, high to low level (CLOCK to any output)	tPHL	VDD = 5.0 V dc		01	20	1200	ns
				51	20	560
				06	13	1300
				56	13	980
(CLOCK or reset to output)				04	20	1465
(CLOCK or reset to output)				54	20	490
(Reset to output)				03	20	1465
(Reset to output)				53	20	490
(CLOCK to Q output)				02	13	1465
				52	13	450
				03	20	1465
				53	20	560
				05	13	1590
				55	13	840
(CLOCK to Q output)				05	13	1980
(CLOCK to Q output)				55	13	840
(CLOCK to delayed CLOCK output)				05	13	975
(CLOCK to delayed CLOCK output)				55	13	350

See footnotes at end of table.