MIL-M-38510-209 Microcircuit, Digital, 8192-Bit, Schottky, Bipolar, Programmable Read-Only Memory Prom, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, PROM microcircuits which employ thin film nichrome NiCr resistors, zapped vertical emitter, tungsten W, titanium tungsten TiW, or platinum silicide as the fusible link or programming element. Two product assurance class and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.4.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - 66 - 67

MIL-M-38510/209H

4.9    Programming procedure for circuit C and H.   The waveforms on figure 5C, the programming characteristics in table IVC and the following procedures shall apply for programming the device:

a.  Connect the device in the electrical configuration for programming.

b.  Terminate all device outputs with a 10 k n resistor to VCC.

Apply VIH to the  CE  inputs and VIL to the CE inputs

c.   Address the PROM with the binary address of the selected word to be programmed.  Raise VCC to VCCP. d.  After a tD delay (10 us), apply only one VOUT pulse to the output to be programmed.

Program one output at a time

e.  After a tD delay (10 us), pulse  CE  input to logic "O" for a duration of tP.

f.   After a tD delay (10 us), remove the VOUT pulse from the programmed output.  Programming a fuse will cause the output to go to a high-level logic in the verify mode.

g.  Other bits in the same word may be programmed sequentially while the VCC input is at the VCCP level by applying VOUT pulses to each output to be programmed allowing a delay of tD between pulses as shown

on figure 5C.

h.  Repeat 4.9c through 4.9g for all other bits to be programmed.

i.    To verify programming after tD (10 us) delay, lower VCC to VCCH and apply a logic "O" level to both  CE

Inputs and logic "1"  level to CE inputs.  The programmed output should remain in the "1" state.  Again,

lower VCC and VCCL and verify that the programmed output remains in the "1" state.

j.    For class S and B devices, if any bit does not verify as programmed, it shall be considered a programming reject.

54