MIL-M-38510-555 Microcircuits, Digital, Cmos, Remote Terminal Interface, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, CMOS, remote terminal interface RTI microcircuits. One product assurance class class B and a choice of case outlines, and lead finishes are provided and are reflected in the complete Part or Identifying Number PIN. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535 see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44

MIL-M-38510/5558

6.5.6    Transmit operation.  The transmit operation is shown on figure 13 and is similar to the receive operation discussed above except for the following:

a.        In accordance with the protocol, the status word will be transmitted first by the RTI before the data word(s).

b.    The RTI will be reading data from memory for transmission (RRD/RWR = 1). c.    The RTI will assert the transmit output (XMIT) rather than RCV.

The automatic address generation scheme (see 6.5.5g) also applies to a transmit operation.  Detailed timing

parameters for transmit operation are given in figure 7, and the appendix (figures 14, 17, and 18).

6.5.7    Mode code processing.

a.        The RTI will accept both 0 and 1F in the mode/subaddress field of the command word as mode indicators.  The RTI will internally decode the following mode codes as illegal:

(1)    Dynamic bus control (0).

(2)    Selected transmitter shutdown (14).

(3)    Override selected transmitter shutdown (15). (4)    All reserved codes.

If the RTI receives one of the above mode commands, it will respond by transmitting the status word with the message error (ME) bit set.  The message error (MES ERR) output and the message error latch in the system register will also be set.

b.        During mode command processing, the mode code will be valid in the mode code/subaddress MCSA lines and the mode/subaddress (MC/SA) line will be low.  The host can use these lines to decode a mode command it cannot support (but accepted by the RTI) and assert the illegal command (ILL COMM) line.  If this should happen, the RTI will respond by transmitting the status word with the ME bit set.

c.        Mode commands which involve data transfers are processed just like normal (nonmode) receive and transmit commands.  The only difference will be that the memory address will be the last 11 bits of the command word.  For example, the memory address generated by the mode command

"synchronize with data word" will be 011 (0 00000 10001).  Notice that the RTI will always generate

0 in the mode field of the address whether it received an 0 of 1F mode indicator.

d.        The RTI will not generate DMA requests for "transmit status word" and "transmit last command" since the status and last command words are stored internally.

e.        The following mode commands require assistance from the host: (1)    Synchronize.

(2)    Initiate self-test.

(3)    Reset remote terminal.

26