MIL-M-38510-53 Microcircuits, Digital, Cmos, Complimentary Pair Plus Inverter, And-Or-Select Exclusive Or Gates, Expandable 8-Input Gate Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, CMOS, logic microcircuits. Two product assurance classes and a choice of case outlines, lead finishes, and radiation hardness assurance RHA are provided and are reflected in the complete Part or Identifying Number PIN. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535 see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - 66 - 67 - 68 - 69 - 70 - 71 - 72 - 73

MIL-M-38510/53F

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 1/ VSS = 0 V -55°C ≤ TC ≤ +125°C unless otherwise specified	Device type	Limits		Unit
				Min	Max
Propagation delay time, low-to-high level	tPLH	VDD = 5.0 V dc, CL = 50 pF RL = 200 kO (see figure 4)	01	6	165	ns
			51	6	155
			02	13	525	ns
			52	13	420
			03	10	270	ns
			53	10	350
Transition time, high-to-low level	tTHL	VDD = 5.0 V dc, CL = 50 pF RL = 200 kO (see figure 4)	01	6	360	ns
			51	6	280
			02	10	525	ns
			52	10	420
			03	10	380	ns
			53	10	280
Transition time, low-to-high level	tTLH	VDD = 5.0 V dc, CL = 50 pF RL = 200 kO (see figure 4)	01	6	240	ns
			51	6	280
			02	10	525	ns
			52	10	420
			03	10	530	ns
			53	10	280
Propagation delay time, high-to-low level (NOR gate)	tPHL1	VDD = 5.0 V dc, CL = 50 pF RL = 200 kO (see figures 5-15)	04	30	820	ns
			54
Propagation delay time, high-to-low level (OR gate)	tPHL2		04	28	755	ns
			54
Propagation delay time, high-to-low level (AND gate)	tPHL3		04	33	905	ns
			54
Propagation delay time, high-to-low level (NAND gate)	tPHL4		04	29	670	ns
			54
Propagation delay time, high-to-low level (OR/AND gate)	tPHL5		04	29	775	ns
			54
Propagation delay time, high-to-low level (OR/NAND gate)	tPHL6		04	27	755	ns
			54
Propagation delay time, high-to-low level (AND/NOR gate)	tPHL7		04	30	790	ns
			54
Propagation delay time, high-to-low level (AND/OR gate)	tPHL8		04	31	840	ns
			54
Propagation delay time, high-to-low level (Ka to output)	tPHL9		04	30	760	ns
			54
Propagation delay time, high-to-low level (Kb to output)	tPHL10		04	23	615	ns
			54

See footnotes at end of table.