MIL-M-38510-53 Microcircuits, Digital, Cmos, Complimentary Pair Plus Inverter, And-Or-Select Exclusive Or Gates, Expandable 8-Input Gate Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, CMOS, logic microcircuits. Two product assurance classes and a choice of case outlines, lead finishes, and radiation hardness assurance RHA are provided and are reflected in the complete Part or Identifying Number PIN. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535 see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - 66 - 67 - 68 - 69 - 70 - 71 - 72 - 73

MIL-M-38510/53F

TABLE I. Eleetrieal performanee eharaeteristies - Continued.

Test	Symbol	Conditions 1/ VSS = 0 V -55°C ≤ TC ≤ +125°C Unless otherwise speeified		Deviee type	Limits		Unit
					Min	Max
Input low voltage	VIL1	VDD = 5 V de VO = 4.5 V IIOI ≤ 1µA		51		1.0	V de
				52, 53, 54		1.5
	VIL2	VDD = 10 V de VO = 9.0 V IIOI ≤ 1µA		51		2.0	V de
				52, 53, 54		2.0
	VIL3	VDD = 15 V de VO = 13.5 V IIOI ≤ 1µA		51		3.0	V de
				52, 53, 54		4.0
Output low (sink) eurrent	IOL1	VDD = 5 V de VIN = 5.0 V de VOL = 0.4 V de		51, 52, 53, 54	0.36		mA
	IOL2	VDD = 15 V de VIN = 15 V de VOL = 1.5 V de		51, 52, 53, 54	2.4		mA
Output high (souree) eurrent	IOH1	VDD = 5 V de All inputs = GND VOH = 4.6 V de		51, 52, 53, 54	-0.36		mA
	IOH2	VDD = 15 V de All inputs = GND VOH = 13.5 V de		51, 52, 53, 54	-2.4		mA
Input leakage 2/ eurrent, high	IIH	Measure inputs sequentially	VDD = 15 V	01, 02		100	nA
				03, 04		45
			VDD = 18 V	51, 54		45
				52, 53		100
Input leakage 2/ eurrent, low	IIL	Measure inputs sequentially	VDD = 15 V	01, 02		-100	nA
				03, 04		-45
			VDD = 18 V	51, 54		-45
				52, 53		-100
Three-state output leakage eurrent	IOC1	Measure inputs sequentially VO = VDD	VDD = 15 V de	04		90	nA
			VDD = 18 V de	54
Three-state output leakage eurrent	IOC2	Measure outputs sequentially VO = VSS	VDD = 15 V de	04		-90	nA
			VDD = 18 V de	54
Input eapaeitanee	CI	VDD = 0 V de, f = 1 MHz TC = +25°C		All		12	pF
Propagation delay time, high-to-low level	tPHL	VDD = 5.0 V de, CL = 50 pF RL = 200 kO (see figure 4)		01	6	255	ns
				51	6	155
				02	13	525	ns
				52	13	420
				03	10	270	ns
				53	10	350

See footnotes at end of table.