MIL-M-38510-208 Microcircuit, Digital, 4096-Bit Schottky, Bipolar, Programmable Read-Only Memory Prom, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, programmable read-only memory PROM microcircuits which employ thin film nichrome NiCr resistors, titanium-tungsten TiW, or zapped vertical emitter ZVE as the fusible link or programming element. Two product assurance classes and a choice of case outlines and lead finishes are provided and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.4.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54

Test

Symbol

Conditions 1/ 2/

Device type

Limits

Unit

Min

Max

High-level output voltage

VOH

VCC  = 4.5 V, IOH  = -2 mA

02,03,05

2.4

---

V

Low-level output voltage

VOL

VCC  = 4.5 V, IOL = 8 mA  3/

All

---

0.5

V

Input clamp voltage

VIC

VCC  = 4.5 V, IIN  = -10 mA,

TC = 25°C

All

---

-1.5

V

Maximum collector cut-off

current

ICEX

VCC  = 5.5 V, VO  = 5.2 V

01,04

---

100

µA

High-impedance (off-state)

output high current

IOHZ

VCC  = 5.5 V VO  = 5.2 V

02,03,05

---

100

µA

High-impedance (off-state)

output low current

IOLZ

VCC  = 5.5 V, VO  = 0.5 V

02,03,05

-100

µA

High-level input current

IIH1

VCC  = 5.5 V, VIN  = 5.5 V

All

---

50

µA

IIH2

VCC  = 5.5 V, VIN  = 4.5 V, special program- ming pin

All

---

100

µA

Low-level input current

IIL1

VCC  = 5.5 V, VIN  = 0.5 V

All

-1.0

-250

µA

IIL2

VCC  = 5.5 V, VIN  = 0.5 V,

for CE3  and CE4

01,02

-1.0

-1000

µA

Short circuit output current

IOS

VCC  = 5.5 V, VO  = 0.0 V  4/

02,03,05

-10

-100

mA

Supply current

ICC

VCC  = 5.5 V, VIN  = 0, out- puts = open

01,02,03

---

185

mA

04,05

---

155

mA

Propagation delay time, high-to-low level logic,

address to output

tPHL1

VCC = 4.5 V and

5.5 V,

CL  = 30 pF (see figure 6)

01,02,03

---

90

ns

04,05

---

80

ns

Propagation delay time, low-to-high level logic,

address to output

tPLH1

01,02,03

---

90

ns

04,05

---

80

ns

Propagation delay time,

high-to-low level logic, enable to output

tPHL2

VCC  = 4.5 V and

5.5 V,

CL  = 30 pF (see figure 6)

01,02,03

---

50

ns

04,05

---

40

ns

Propagation delay time,

low-to-high level logic, enable to output

tPLH2

01,02,03

---

50

ns

04,05

40

ns