MIL-M-38510-56 Microcircuits, Digital, Cmos, Counters/Dividers, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, CMOS, logic microcircuits. Two product assurance classes and a choice of case outlines, lead finishes, and radiation hardness assurance RHA are provided and are reflected in the complete Part or Identifying Number PIN. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535 see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58

Test

Symbol

Conditions 1/

VSS  = 0 V, -55°C ≤ TC ≤ 125°C, unless otherwise specified

Device

type

Limits

Unit

Min

Max

Propagation delay time,

high-to-low level

tPHL

VDD  = 5.0 V, RESET to any output

03

.013

4.95

µs

53

.013

630

ns

VDD  = 5.0 V, CLOCK to CARRY output

04

.013

1.80

µs

54

.013

1.16

VDD  = 5.0 V, CLOCK to DECODED outputs

04

.013

3.38

54

.013

1.40

VDD  = 5.0 V, RESET to DECODED outputs

1-7

04

.013

1.80

54

.013

1.40

Propagation delay time,

low-to-high level, high-to-low level

tPLH, tPHL

VDD  = 5.0 V, CLOCK to

Q1

05

.013

0.66

Q2

.026

1.32

Q3

.039

1.98

Q4

.052

2.64

Q5

.065

3.30

Q6

.078

3.96

Q7

.091

4.65

VDD  = 5.0 V, RESET to any output

05

.013

2.25

µs

55

13

490

ns

Propagation delay time,

low-to-high level

tPLH

VDD  = 5.0 V, CLOCK to DECODED outputs

01

.013

2.70

µs

51

"

1.40

VDD  = 5.0 V, CLOCK to CARRY output

01

"

2.18

51

"

1.12

VDD  = 5.0 V, RESET to 0 output

01

"

2.70

51

"

1.40

VDD  = 5.0 V, RESET to CARRY output

01

"

2.18

51

"

1.12

VDD  = 5.0 V, CLOCK to Q5  output

02

"

2.18

VDD  = 5.0 V, CLOCK to Q1  - Q4

outputs

02

"

2.70

VDD  = 5.0 V, CLOCK to Q1  - Q5

outputs

52

13

980

ns

VDD  = 5.0 V, RESET to Q5  output

02

.013

2.70

µs

VDD  = 5.0 V, RESET to Q1  - Q4 outputs

02

.013

2.18

VDD  = 5.0 V, RESET to Q1  - Q5 outputs

52

13

980

ns

Propagation delay time,

high-to-low level, low-to-high level

tPHL, tPLH

VDD  = 5.0 V, CLOCK

to

Q1

53

.013

0.77

µs

Q4

.052

2.15

Q5

.065

2.62

Q6

.078

3.08

Q7

.091

3.54

Q8

.104

4.00

Q9

.117

4.47

Q10

.130

4.93

Q11

.143

5.39

Q12

.156

5.85

Q13

.169

6.31

Q14

.182

6.78

Propagation delay time,

low-to-high level

tPLH

VDD  = 5.0 V, CLOCK to CARRY output

04

.013

1.80

µs

54

"

1.16

VDD  = 5.0 V, CLOCK to DECODED outputs

04

"

3.38

54

"

1.40

VDD  = 5.0 V, RESET to 0 output

04

"

3.38

54

"

1.40

VDD  = 5.0 V, RESET to CARRY output

04

"

1.80

54

"

1.12