MIL-M-38510-56 Microcircuits, Digital, Cmos, Counters/Dividers, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, CMOS, logic microcircuits. Two product assurance classes and a choice of case outlines, lead finishes, and radiation hardness assurance RHA are provided and are reflected in the complete Part or Identifying Number PIN. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535 see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58

MIL-M-38510/56G

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 1/ VSS = 0 V, -55°C ≤ TC ≤ 125°C unless otherwise specified			Device type	Limits		Unit
						Min	Max
Input high voltage	VIH	VDD = 10 V, see table III			51-55	7.0		V
		VDD = 15 V, see table III			51-55	11.0		V
Input low voltage	VIL	VDD = 5 V, see table III			01-05		0.85	V
		VDD = 5 V, see table III			51-55		1.5	V
		VDD = 10 V, see table III			51-55		3.0	V
		VDD = 15 V, see table III			51-55		4.0	V
Output low (sink) current	IOL	VDD = 5 V, VIN = 0 V or 5 V, VOL = 0.4 V			51-55	0.36		mA
		VDD = 15 V, VIN = 0 V or 15 V, VOL = 1.5 V			51-55	2.4		mA
Output high (source) current	IOH	VDD = 5 V, VIN = 0 V or 5 V, VOH = 4.6 V			51-55	-0.36		mA
		VDD = 15 V, VIN = 0 V or 15 V, VOH = 13.5 V			51-55	-2.4		mA
Input leakage current, high	IIH 2/	Each input	VDD = 15 V		01-05		100	nA
			VDD = 18 V		51-55
Input leakage current, low	IIL 2/		VDD = 15 V		01-05		-100	nA
			VDD = 18 V		51-55
Input capacitance	Ci	VDD = 0 V, f = 1 MHz TC = 25°C, any input			All		12	pF
Propagation delay time, high-to-low level	tPHL	VDD = 5.0 V, CLOCK to DECODED outputs			01	.013	2.70	µs
					51	"	1.40
		VDD = 5.0 V, RESET to DECODED outputs 1-9			01	"	2.70
					51	"	1.40
		VDD = 5.0 V, CLOCK to CARRY output			01	"	2.18
					51	"	1.12
		VDD = 5.0 V, CLOCK to Q5 output			02	"	2.18
					52	"	980	ns
		VDD = 5.0 V, CLOCK to Q1 - Q4 outputs			02	"	2.70	ns
					52	"	980	ns
Propagation delay time, high-to-low level, low-to-high level	tPHL, tPLH	VDD = 5.0 V, CLOCK to		Q1	03	"	1.34	µs
				Q4		.052	5.25
				Q5		.065	6.68
				Q6		.078	8.03
				Q7		.091	9.30
				Q8		.104	10.65
				Q9		.117	12.15
				Q10		.130	13.35
				Q11		.143	14.85
				Q12		.156	16.05
				Q13		.169	17.40
				Q14		.182	18.75

See footnotes at end of table.