MIL-M-38510-9 Microcircuits, Digital, Bipolar Ttl, Shift Registers, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, TTL, shift register microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.4.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - 66 - 67 - 68 - 69 - 70 - 71 - 72 - 73 - 74 - 75 - 76 - 77 - 78 - 79

MIL-M-38510/9E

Device type 05

Positive logic: The register has four distinct modes of operation, namely:

	MODE CONTROL
	S1	S0
Parallel (Broadside) Load	H	H
Shift Right (in the direction QA toward QD)	L	H
Shift Left (in the direction QD toward QA)	H	L
Inhibit Clock (do nothing)	L	L

In the parallel load mode, data is loaded into the associated flip-flop and appears at the output after the positive transition of the clock input. During loading, serial data flow is inhibited. Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift right data input. When S0 is low S1 is high, data shifts left synchronously a new data is entered at the shift left serial input. Clocking of the flip-flops is inhibited when both mode control inputs are low. The mode controls should be changed only while the clock input is high.

Figure 2. Truth tables and timing diagrams - Continued.