MIL-M-38510-71 Microcircuits, Digital, Bipolar, Schottky Ttl, Flip-Flops, Cascadable, Monolithic SiliconThis specification covers the detail requirements for monolithic, silicon, Schottky TTL, bistable logic microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.4.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62

TABLE III.  Group A inspection for device type 02 - Continued.

Terminal conditions (pins not designated may be high  > 2.0 V, low < 0.8 V, or open).

C

11   Cases X and 2 terminals not designated are NC.

21   C = Normal clock pulse.

D =                                 ---5.0 V       ---0 V

E = Normal input conditioning is 5.0 V, however, momentary logic "0" may be applied to input for synchronizing test equipment and preconditioning device under test.

31   For circuit B, IIL4(min) is -0.7 mA.

41   For circuit B, IOS(max) is -110 mA.

51   Only a summary of attributes data is required.

61   Inputs:  A = 2.4 minimum,  8 = 0.4 V.

71   Outputs:  L ≤ 1.5 V,  H � 1.5 V.

81   fMAX, minimum limit specified is the frequency of the input pulse.  The output frequency shall be one-half of the input frequency.

91   Setup and hold time functionally may be verified by separate tests from propagation delay

tests by monitoring the outputs at specified setup and hold conditions.