MIL-M-38510-71 Microcircuits, Digital, Bipolar, Schottky Ttl, Flip-Flops, Cascadable, Monolithic SiliconThis specification covers the detail requirements for monolithic, silicon, Schottky TTL, bistable logic microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.4.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62

Test

Symbol

Conditions  1/

-55°C ≤ TC ≤ +125°C

Device type

Limits

Units

Min

Max

Propagation delay time,

high-to-low level, clock to Q or  Q

tPHL2

VCC = 5.0 V; RL = 280 Ω; CL = 50 pF

01

2

13.0

ns

Propagation delay time,

high-to-low level, preset or

clear to Q or  Q . Clock high

tPHL3

2

19.0

ns

Propagation delay time,

high-to-low level, preset or

clear to Q or  Q . Clock low

tPHL4

2

12.5

ns

Maximum clock frequency

fMAX

VCC = 5.0 V; RL = 280 Ω; CL = 50 pF

02

60

MHz

Propagation delay time,

low-to-high level, preset or

clear to Q or  Q

tPLH1

2

11.0

ns

Propagation delay time,

low-to-high level, clock to Q or  Q

tPLH2

2

11.0

ns

Propagation delay time,

high-to-low level, clock to Q or  Q

tPHL2

2

11.0

ns

Propagation delay time,

high-to-low level, preset or

clear to Q or  Q .  Clock high

tPHL3

2

11.0

ns

Maximum clock frequency

fMAX

VCC = 5.0 V; RL = 280 Ω; CL = 50 pF

03

60

MHz

Propagation delay time,

low-to-high level, preset to Q

tPLH1

2

11.0

ns

Propagation delay time,

high-to-low level, preset to Q

tPHL1

2

11.0

ns

Propagation delay time,

low-to-high level, clock to Q

tPLH2

2

11.0

ns

Propagation delay time,

high-to-low level, clock to Q

tPHL2

2

11.0

ns