MIL-M-38510-175 Microcircuits, Digital, Cmos, Positive Logic, Flip-Flops And Monostable Multivibrator, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, CMOS, logic microcircuits. Two product assurance classes and a choice of case outlines, lead finishes, and radiation hardness assurance RHA are provided and are reflected in the complete Part or Identifying Number PIN. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535 see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - 66 - 67 - 68 - 69 - 70 - 71

MlL-M-38510/175C

TABLE l. Electrical performance characteristics - Continued.

Test	Symbol	Conditions VSS = 0 V -55°C = TA = +125°C Unless otherwise specified	Device type	Limits		Unit
Test	Symbol		Device type	Min	Max	Unit
Output low (sink) current	lOL1	VDD = 5 V dc see table lll VOL = 0.4 V dc	All	0.36		mA dc
Output low (sink) current	lOL2	VDD = 15 V dc see table lll VOL = 1.5 V dc	All	2.4		mA dc
lnput leakage 1/ current, high	llH	VDD = 18 V dc Measure inputs sequentially Connect all unused inputs to VDD or VSS	01, 02, 03, 05		45	nA
lnput leakage 1/ current, high	llH		04		100	nA
lnput leakage 1/ current, low	llL	VDD = 18 V dc Measure inputs sequentially Connect all unused inputs to VDD or VSS	01, 02, 03, 05		-45	nA
lnput leakage 1/ current, low	llL		04		-100	nA
lnput capacitance	Ci	VDD = 0 V dc, f = 1 MHz, TA = 25°C	02, 03, 04		7.5	pF
lnput capacitance	Ci	VDD = 0 V dc, f = 1 MHz, TA = 25°C	01, 05		15	pF
Propagation delay times, CLOCK to output, high to low level and low to high level	tPHL1, tPLH1	VDD = 5 V dc, CL = 50 pF RL = 200 kO (See figure 4)	01	30	840	ns
			02, 03, 04	25	700
			05	15	420
		VDD = 10 V dc, CL = 50 pF RL = 200 kO TA = +25°C (See figure 4)	01,02, 04	13	250	ns
			03	10	200
			05	5	110
Propagation delay times, RESET, SET, or CLEAR to output, high to low level and low to high level	tPHL2, tPLH2 2/	VDD = 5 V dc, CL = 50 pF RL = 200 kO (See figure 4)	01	23	645	ns
			02, 03, 05	15	420
			04	23	630
		VDD = 10 V dc, CL = 50 pF RL = 200 kO TA = +25°C (See figure 4)	01	10	200	ns
			02, 03	8	150
			04	13	250
			05	5	110

1/ lnput current of one input node.

2/ Device types 01 and 05 do not have a tPLH2 test.