MIL-M-38510-2 Microcircuits, Digital, Ttl, Flip-Flops, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, TTL, bistable logic microcircuits. Three product assurance classes and a choice of case outlines/lead finish are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.4.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65

Subgroup

Symbol

MIL-

STD-883 method

Case E & F

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

Meas. terminal

Test limits

Test No.

Clock 1

Preset 1

Clear 1

J1

vCC

Clock 2

Preset 2

Clear 2

J2

Q 2 

Q2

K2

GND

Q 1 

Q1

K1

Min

Max

Unit

7 2/ 4/

TC = 25°C

87

B

A

A

B

4.5 v

B

A

A

B

L 3/

H 3/

A

GND

L 3/

H 3/

A

All

Output

H or L

as shown 3/

88

A

A

A

B

"

A

A

A

B

L

H

A

"

L

H

A

"

89

B

A

A

B

"

B

A

A

B

H

L

A

"

H

L

A

"

"

"

90

B

A

A

A

"

B

A

A

A

H

L

A

"

H

L

A

"

"

"

91

A

A

A

A

"

A

A

A

A

H

L

A

"

H

L

A

"

"

"

92

B

A

A

A

"

B

A

A

A

L

H

A

"

L

H

A

"

"

"

93

A

A

A

A

"

A

A

A

A

L

H

A

"

L

H

A

"

"

"

94

B

A

A

A

"

B

A

A

A

H

L

A

"

H

L

A

"

"

"

95

A

B

B

B

"

A

B

B

B

H

H

B

"

H

H

B

"

"

"

96

A

B

A

A

"

A

B

A

A

L

H

A

"

L

H

A

"

"

"

97

A

A

A

A

"

A

A

A

A

L

H

A

"

L

H

A

"

"

"

98

A

A

A

A

"

A

A

A

A

L

H

B

"

L

H

B

"

"

"

99

A

A

A

B

"

A

A

A

B

L

H

B

"

L

H

B

"

"

"

100

B

A

A

B

"

B

A

A

B

H

L

B

"

H

L

B

"

"

"

101

A

A

A

A

"

A

A

A

A

H

L

A

"

H

L

A

"

"

"

102

A

A

A

B

"

A

A

A

B

H

L

A

"

H

L

A

"

"

"

103

A

A

A

B

"

A

A

A

B

H

L

B

"

H

L

B

"

"

"

104

B

A

A

B

"

B

A

A

B

L

H

B

"

L

H

B

"

"

8 2/  4/

Same tests, terminal conditions and limits as for subgroup 7, except TC = 125°C and -55°C.

9

TC = 25°C

FMAX

(Fig. 9)

5/

105

IN

5.0 v

2.4 v

5.0 v

GND

OUT

2.4 v

Q1

10

MHz

"

106

IN

5.0 v

2.4 v

"

"

OUT

2.4 v

Q 1 

"

"

"

"

"

107

"

IN

5.0 v

2.4 v

OUT

2.4 v

"

Q2

"

"

"

"

"

108

"

IN

5.0 v

2.4 v

OUT

2.4 v

"

Q 2 

"

"

"

tPLH1

3003

(Fig 8)

109

2.4 v

5.0 v

IN

2.4 v

"

"

OUT

2.4 v

Clear 1

to  Q 1 

5

25

ns

"

"

"

110

2.4 v

IN

5.0 v

2.4 v

"

"

OUT

2.4 v

Preset 1

to Q1

"

"

"

"

"

"

111

"

2.4 v

5.0 v

IN

2.4 v

OUT

2.4 v

"

Clear 2

to  Q 2 

"

"

"

"

"

"

112

"

2.4 v

IN

5.0 v

2.4 v

OUT

2.4 v

"

Preset 2

to Q2

"

"

"

"

tPHL1

"

113

2.4 v

5.0 v

IN

2.4 v

"

"

OUT

2.4 v

Clear 1

to Q1

"

40

"

"

"

"

114

2.4 v

IN

5.0 v

2.4  v

"

"

OUT

2.4 v

Preset 1

to  Q 1 

"

"

"

"

"

"

115

"

2.4 v

5.0 v

IN

2.4 v

OUT

2.4 v

"

Clear 2

to Q2

"

"

"

"

"

"

116

"

2.4 v

IN

5.0 v

2.4 v

OUT

2.4 v

"

Preset 2

to  Q 2 

"

"

"

"

tPLH2

3003

(Fig 9)

117

IN

5.0 v

5.0 v

2.4 v

"

"

OUT

2.4 v

Clock 1

to Q1

5

30

ns

"

"

"

118

IN

5.0 v

5.0 v

2.4 v

"

"

OUT

2.4 v

Clock 1

to  Q 1 

"

"

"

"

"

"

119

"

IN

5.0 v

5.0 v

2.4 v

OUT

2.4 v

"

Clock 2

to Q2

"

"

"

"

"

"

120

"

IN

5.0 v

5.0 v

2.4 v

OUT

2.4 v

"

Clock 2

to  Q 2 

"

"

"

"

tPHL2

"

121

IN

5.0 v

5.0 v

2.4 v

"

"

OUT

2.4 v

Clock 1

to Q1

"

40

"