MIL-M-38510-2 Microcircuits, Digital, Ttl, Flip-Flops, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, TTL, bistable logic microcircuits. Three product assurance classes and a choice of case outlines/lead finish are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.4.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65

MIL-M-38510/2G

1.2.3  Case outlines.  The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter               Descriptive designator                    Terminals              Package style

1.3  Absolute maximum ratings.

Supply voltage range  .............................................................................  -0.5 V dc to +7.0 V dc

Input voltage range  ................................................................................  -1.5 V dc at -12 mA to 5.5 V dc

Storage temperature range  ....................................................................  -65° to +150°C Maximum power dissipation, (PD)

flip-flop,    1/.......................................................................................  110 mW 1/ Lead temperature (soldering, 10 seconds)..............................................  300°C

Thermal resistance, junction to case (eJC):..............................................  0.09°C/mW for flat packs

0.08°C/mW for dual-in-line pack

Junction temperature (TJ)........................................................................  175°C

1.4  Recommended operating conditions.

Supply voltage (VCC)  ..............................................................................  4.5 V dc minimum to

5.5 V dc maximum

Minimum high-level input voltage (VIH) ...................................................  2.0 V dc Maximum low-level input voltage (VIL) ....................................................  0.8 V dc Normalized fanout (each output)   2/.......................................................  10 maximum

Case operating temperature range (TC) ..................................................  -55 °C to +125 °C Input set up time:

Device type 01, 02, 03 and 04, .........................................................  � clock pulse width

Device type 05, 06, and 07................................................................  20 ns

Input hold time

Device types 01, 02, 03 and 04.........................................................  0 ns

Device type 05, 06 and 07 ................................................................  5 ns

2.  APPLICABLE DOCUMENTS

2.1  General.  The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples.  While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3,

4, or 5 of this specification, whether or not they are listed.

1/  Must withstand the added PD  due to short circuit condition (e.g. IOS) at one output for 5 seconds duration

2/  Device will fanout in both high and low levels to the specified number of IIL1/IIH1 inputs of the same device type as that being tested.

2