MIL-M-38510-2 Microcircuits, Digital, Ttl, Flip-Flops, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, TTL, bistable logic microcircuits. Three product assurance classes and a choice of case outlines/lead finish are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.4.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65

Subgroup

Symbol

MIL-

STD-883 method

Case A, B, D

1

2

3

4

5

6

7

8

9

10

11

12

13

14

Meas. terminal

Test limits

Case C

1

2

3

4

5

6

7

8

9

10

11

12

13

14

Test No.

Clock 1

Clear 1

K1

vCC

Clock 2

Clear 2

J2

Q  2

Q2

K2

GND

Q1

Q 1 

J1

Min

Max

Unit

9

TC = 25°C

FMAX 6/

(Fig 7)

89

IN

2.4 v

5.0 v

GND

OUT

2.4 v

Q1

10

MHz

"

"

90

IN

2.4 v

"

"

OUT

2.4 v

Q 1 

"

"

"

"

"

91

"

IN

2.4 v

OUT

2.4 v

"

Q2

"

"

"

"

"

92

"

IN

2.4 v

OUT

2.4 v

"

Q 2 

"

"

"

tPLH1

3003

(Fig 6)

93

IN

IN

GND

"

"

OUT

2.4 v

Clear 1

to Q 1 

5

25

"

"

tPLH1

"

94

"

IN

IN

2.4 v

OUT

GND

"

Clear 2

to Q 2 

"

25

"

"

tPHL1

"

95

IN

IN

GND

"

"

OUT

2.4 v

Clear 1

to Q1

"

40

"

"

tPHL1

"

96

"

IN

IN

2.4 v

OUT

GND

"

Clear 2

to Q2

"

40

"

"

tPLH2

3003

(Fig 7)

97

IN

5.0 v

2.4 v

"

"

OUT

2.4 v

Clock 1

to Q1

"

30

"

"

"

"

98

IN

5.0 v

2.4 v

"

"

OUT

2.4 v

Clock 1

to  Q 1 

"

"

"

"

"

"

99

"

IN

5.0 v

2.4 v

OUT

2.4 v

"

Clock 2

to Q2

"

"

"

"

"

"

100

"

IN

5.0 v

2.4 v

OUT

2.4 v

"

Clock 2

to  Q 2 

"

"

"

"

tPHL2

"

101

IN

5.0 v

2.4 v

"

"

OUT

2.4 v

Clock 1

to Q1

"

40

"

"

"

"

102

IN

5.0 v

2.4 v

"

"

OUT

2.4 v

Clock 1

to  Q 1 

"

"

"

"

"

"

103

"

IN

5.0 v

2.4 v

OUT

2.4 v

"

Clock 2

to Q2

"

"

"

"

"

"

104

"

IN

5.0 v

2.4 v

OUT

2.4 v

"

Clock 2

to  Q 2 

"

"

"

10

TC = 125°C

FMAX   6/

(Fig 7)

105

IN

2.4 v

"

"

OUT

2.4 v

Q1

10

MHz

"

"

106

IN

2.4 v

"

"

OUT

2.4 v

Q 1 

"

"

"

"

"

107

"

IN

2.4 v

OUT

2.4 v

"

Q2

"

"

"

"

"

108

"

IN

2.4 v

OUT

2.4 v

"

Q 2 

"

"

"

tPLH1

3003

(Fig 6)

109

IN

IN

GND

"

"

OUT

2.4 v

Clear 1

to  Q 1 

5

39

ns

"

tPLH1

"

110

"

IN

IN

2.4 v

OUT

GND

"

Clear 2

to  Q 2 

"

39

"

"

tPHL1

"

111

IN

IN

GND

"

"

OUT

2.4 v

Clear 1 to Q1

"

50

"

"

tPHL1

"

112

"

IN

IN

2.4 v

OUT

GND

"

Clear 2

to Q2

"

50

"

"

tPLH2

3003

(Fig 7)

113

IN

5.0 v

2.4 v

"

"

OUT

2.4 v

Clock 1

to Q1

"

39

"

"

"

"

114

IN

5.0 v

2.4 v

"

"

OUT

2.4 v

Clock 1

to  Q 1 

"

"

"

"

"

"

115

"

IN

5.0 v

2.4 v

OUT

2.4 v

"

Clock 2

to Q2

"

"

"

"

"

"

116

"

IN

5.0 v

2.4 v

OUT

2.4 v

"

Clock 2

to  Q 2 

"

"

"