MIL-M-38510-757 Microcircuits, Digital, Advanced Cmos, Buffer Gates, Monolithic Silicon, Positive LogicThis specification covers the detail requirements for monolithic silicon, advanced CMOS, logic microcircuits. Two product assurance classes and a choice of case outlines, lead finishes, and radiation hardness assurance RHA are provided and are reflected in the complete Part or Identifying Number PIN. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535 see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27

Test and

MIL-STD-883 test method

Symbol

Test Conditions  1/

-55°C = TC  = +125°C

+3.0 v = vCC  = +5.5 v unless otherwise specified

Device type

2/

vCC

Group A

subgroups

Limits  1/

Unit

Min

Max

Propagation delay time, data to output

3003

tPHL, tPLH

4/  5/

15/ 16/

CL  = 50 pF minimum, RL  = 500ν

see figure 4

01, 03

4.5 v

9, 11

1.0

6.5

ns

10

1.0

8.5

02

9, 11

1.0

10.0

10

1.0

12.0

04, 05

9, 11

1.0

7.0

10

1.0

9.5

10, 11

9, 11

1.0

6.0

10

1.0

7.0

M

01, 03

9

1.0

6.5

02

1.0

10.0

04, 05

1.0

7.0

11

1.0

6.0

D

01, 03

9

1.0

6.5

02

1.0

10.0

04, 05

1.0

7.0

11

1.0

6.0

P, L, R

01, 03

9

1.0

6.5

02

1.0

10.0

04, 05

1.0

7.0

11

1.0

6.0

F

01, 03

1.0

6.5

05

1.0

7.0

02

1.0

10.0

Propagation delay time, output enable

3003

tPZL, tPZH

4/  5/

15/ 16/

CL  = 50 pF minimum, RL  = 500ν

see figure 4

03-05

10, 11

3.0 v

9, 11

1.0

11.5

ns

10

1.0

13.0

M

03-05,11

9

1.0

11.5

D

1.0

11.5

P, L, R

1.0

11.5

F

05

1.0

13.5

03

1.0

11.5

CL  = 50 pF minimum, RL  = 500ν

see figure 4

03-05

10, 11

4.5 v

9, 11

1.0

9.0

ns

10

1.0

10.5

M

03-05, 11

9

1.0

9.0

D

1.0

9.0

P, L, R

1.0

9.0

F

03, 05

1.0

9.0