MIL-M-38510-507 Microcircuits, Memory, Digital, CMOS Ultraviolet Erasable Programmable Array Logic, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, CMOS, erasable programmable array logic microcircuits which employ an EPROM cell as the programming element. Two product assurance classes B and S and a choice of case outlines and lead finishes are provided and are reflected in the complete part or identifying number PIN. For this product, the requirements of MIL-M-38510 have been

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22

MIL-M-38510/507B

TABLE VI. Product term addresses.

TABLE VII. Architecture bit addressing.

Architecture bit	I8	I9
Output polarity (C0)	VILP	VILP
Register / Nonregister output (C1)	VIHP	VILP

TABLE VIII. Phantom input term addresses.

TABLE IX. Delta limits at ± 25 °C.

1/ The above parameter shall be

recorded before and after the required burn-in and life tests to determine the delta (∆).