MIL-M-38510-507 Microcircuits, Memory, Digital, CMOS Ultraviolet Erasable Programmable Array Logic, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, CMOS, erasable programmable array logic microcircuits which employ an EPROM cell as the programming element. Two product assurance classes B and S and a choice of case outlines and lead finishes are provided and are reflected in the complete part or identifying number PIN. For this product, the requirements of MIL-M-38510 have been

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22

Parameter

Symbol

Test conditions

TC = -55°C to +125°C

Group A

subgroups

(test method)

Device

types

Limits

Unit

Min

Max

High level output

voltage

VOH

VCC  = 4.5 V, VIL  = 0.0 V VIH  = 5.0 V, IOH = -2.0 mA

1,2,3

(3006)

All

2.4

V

Low level output voltage

VOL

VCC  = 4.5 V, VIL  = 0.0 V VIH  = 5.0 V, IOL = 12 mA

1,2,3 (3007)

All

0.5

V

Input high level voltage 1/

VIH

VCC  = 4.5 V

1,2,3 (3008)

All

2.0

V

Input low level

voltage 1/

VIL

VCC  = 4.5 V

1,2,3

(3008)

All

0.8

V

High impedance

output leakage current 2/

IOZL

VCC  = 5.5 V, VIL  = 0.0 V VIH  = 5.0 V, VO = 0.0 V

1,2,3

(3020)

All

-40

µA

High impedance

output leakage current 2/

IOZH

VCC  = 5.5 V, VIL  = 0.0 V VIH  = 5.0 V, VO = 5.5 V

1,2,3

(3021)

All

40

µA

High level input

current

IIH

VCC  = 5.5 V, VIH  = 5.5 V

1,2,3

(3010)

All

10

µA

Low level input

current

IIL

VCC  = 5.5 V, VIL  = 0.0 V

1,2,3

(3009)

All

-10

µA

Supply current

ICC

VCC  = 5.5 V I/O = open

Pins (I0 - I11) = 0.0 V

1,2,3 (3005)

All

120

mA

Output short circuit

current 3/ 4/

IOS

VCC  = 5.5 V, VO  = 0.5 V

1,2,3

(3011)

All

-30

-90

mA

Input capacitance

4/

CI

VCC  = 5.0 V, VI = 0.0 V

TC = +25°C, f = 1 MHz

(see 4.4.1d)

4 (3012)

All

10

pF

Output capacitance

4/

CO

VCC  = 5.0 V, VO  = 0.0 V

TC = +25°C, f = 1 MHz

(see 4.4.1d)

4 (3012)

All

10

pF

Input or feedback to nonregistered

output

tPD

VCC  = 4.5 V See figure 4

9,10,11

(3003)

01

30

ns

02

25

03

20

04

15

Clock to output 5/

tCO

9,10,11

(3003)

01

20

ns

02

15

03

15

04

10

Input to output

enable

tPZH

9,10,11

(3003)

01

25

ns

02

25

03

20

04

15

Input to output enable

tPZL

9,10,11

(3003)

01

25

ns

02

25

03

20

04

15