MIL-M-38510-301 Microcircuits, Digital, Bipolar Low-Power Schottky Ttl, Flip-Flops, Cascadable, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, low-power Schottky TTL, flip-flops, bistable logic gate microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - 66 - 67

TABLE III.  Group A inspection for device type 03 and 10.

Terminal conditions (pins not designated may be high � 2.0 V, low s 0.7 V, or open).  1/

*   Terminal numbers for device type 03.

** Terminal numbers for device type 10.

1/  See 6.4 for special applications note.

2/  Case X and 2 pins not referenced are NC.

3/

- - - 2.5 V minumum/5.5 V maximum

0 V

4/

2.5 V minumum/5.5 V maximum

0 V

5/  IIL  limits in mA are as follows:

6/  Input voltages shown are A = 2.0 volts minimum and B = 0.7 volts maximum.

7/  Tests shall be performed in sequence, attributes data only.

8/  Output voltages shall be H � 1.5 V and L < 1.5 V.

9/  fMAX  minimum limit specified is the frequency of the input pulse.  The output frequency shall be one-half of the input frequency.

10/  These tests may be performed as shown in table III or alternately as follows: