MIL-M-38510-301 Microcircuits, Digital, Bipolar Low-Power Schottky Ttl, Flip-Flops, Cascadable, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, low-power Schottky TTL, flip-flops, bistable logic gate microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - 66 - 67

MIL-M-38510/301F

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 1/ -55°C ≤ TC ≤ +125°C unless otherwise specified	Device types	Limits		Unit
				Min	Max
Short circuit output current	IOS	VCC = 5.5 V 11/ VIN = 0 V	01, 02, 03, 05, 06, 07, 08, 09	-15	-100	mA
			04, 10	-15	-130
Supply current	ICC	VCC = 5.5 V, VIN = 5.5 V	01, 02, 03, 04, 05, 08 09, 10		8	mA
			06		26
			07		18
Maximum clock frequency	fMAX	VCC = 5.0 V CL = 50 pF ± 10% RL = 2kn ± 5%	01, 03, 04 05, 06, 07 08, 10	25		MHz
			02, 09	20
Propagation delay to high logic level (clear or preset to output)	tPLH1		01, 03, 04, 05, 08, 10	5	32	ns
			02, 09	5	39
			07	5	51
Propagation delay to low logic level (clear or preset to output)	tPHL1		01, 03, 04, 05, 08, 10	5	40	ns
			02, 09	5	59
			06	5	52
			07	5	55
Propagation delay to high logic level (clock to output)	tPLH2		01, 03, 04, 05, 08, 10	5	32	ns
			02, 09	5	39
			06	5	47
			07	5	46
Propagation delay to low logic level (clock to output)	tPHL2		01, 03, 04, 05, 08, 10	5	42	ns
			02, 09	5	59
			06	5	52
			07	5	55

1/ See table III for complete terminal conditions.

2/ Input condition - J or K (device types 01, 03, 04, 05, 08, and 10); and D (device types 06 and 07).

3/ Input condition - D (device type 02); clock or clear (device types 06 and 07); and J or K (device type 09).

4/ Input condition - Clock.

5/ Input condition - Clear or preset (device types 03 and 10); clear (device types 01 and 08); preset or clock (device types 02 and 09); and preset (device types 04 and 05).

6/ Input condition - Clear.

7/ Input condition - J or K (device types 01, 03, 04, 05, 08, and 10); D (device type 02); J or K (device type 09); and D, clear, clock (device types 06 and 07).

8/ Input condition - Preset or clock.

9/ Input condition - Clear or preset (device types 03 and 10); clear (device types 01, 02, and 08); and preset (device types 04 and 05).

10/ Input condition - Clock (device type 01, 03, 04, 08, and 10); and clear (device type 09).

11/ Not more than one output should be shorted at a time.