MIL-M-38510/220
NOTES:
1. Clock input pulse characteristics for tPLH, tPHL (clock to output), Vgen = 3 V, t0 = t1 = 7 ns, tP(clock) = 20 ns, PRR = 1 MHz. When testing fMAX the clock input characteristics are Vgen = 3 V, t1 = t0 = 3 ns, tP(clock) = 10 ns, f = 36 MHz for subgroup 9 and f = 30 MHz for subgroups 10 and 11. All J and K
inputs are at 2.4 V.
2. All diodes are 1N3064, or equivalent.
3. CL = 50 pF ±5% (including jig and probe capacitance).
4. RL = 280 n ±5%.
5. J and K input characteristics for tPHL and tPLH are Vgen = 3 V, rise and fall times 10 ns maximum, and
PW = 20 ns. See table III for which tsetup to use.
6. For test 93 through 100 (high low temperature) the tsetup value shown above should be increased from
10 and 13 ns to 15 and 20 ns respectively.
FIGURE 15. Synchronous switching test circuit for device type 06 - Continued.
27
For Parts Inquires call Parts Hangar, Inc (727) 493-0744
© Copyright 2015 Integrated Publishing, Inc.
A Service Disabled Veteran Owned Small Business