MIL-M-38510-140 Microcircuits, Linear, Monolithic And Hybrid Silicon, Microprocessor Compatible, 12 Bit Analog-To-Digital ConvertersThis specification covers the detail requirements for monolithic and hybrid, microprocessor compatible, 12-bit successive approximation analog-to-digital converters buffered outputs. Two product assurance classes and a choice of case outlines and lead finishes are provided and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55

MIL-M-38510/140A

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ TA ≤ +125°C unless otherwise specified see 3.6 and figures 4 and 8	Device type	Limits 1/		Unit
Test	Symbol		Device type	Min	Max	Unit
STS delay from R/ C	tDS	Low to high transition, referenced to high to low R/ C transition, output code = 0000 0000 0000 2/ TA = +25°C, figures 7 and 8	All		600	ns
Data access time from R/ C	tDDR	Output data valid, referenced to low to high R/ C transition, output code = 0000 0000 0000 and 1111 1111 1111 2/ TA = +25°C, figures 7 and 8	All		250	ns
Data valid after R/ C low	tHDR	Output data valid, referenced to high to low R/ C transition, output code = 0000 0000 0000 and 1111 1111 1111 2/ TA = +25°C, figures 7 and 8	All	25		ns
Output short circuit current	IOSC	VLOG = 5.5 V, output code = 1111 1111 1111 and 2/ STS output = logic "1", TA = 25°C, measured separately to ground	All	-40		mA
Output short circuit current	IOSC	VLOG = 5.5 V, output code = 0000 0000 0000 and 2/ STS output = logic "0", TA = 25°C, measured separately to VLOG	All		75	mA
Input resistance	Ri	VIN(analog) = 1/2 V, TA = 25°C	All	3	7	kn
Transition uncertainty	NT	Output transition = φφφφ φφφφ φφφφ and 1111 1111 1111 6/ Range = 16% to 84%, TA = 25°C (figures 6 and 8)	All	-0.5	0.5	LSB

1/ See paragraph 6.5 for symbols and definitions.

2/ An output code of 0000 0000 0000 is guaranteed by an input voltage VIN = -7.0 mV and an output code of 1111 1111 1111 is guaranteed by an input voltage VIN = 10.08 V.

3/ PD = (VCC *ICC +VEE *IEE +VLOGIC *ILOGIC). Power dissipation shall be calculated using the two output code conditions 0000 0000 0000 and 1111 1111 1111.

4/ The reference voltage external load current shall be constant dc and shall not exceed 1.5 mA.

5/ Changing A0 during the ready cycle, may result in damage to the device output buffers. Therefore, it is recommended that CE is low or CS is high before A0 is changed.

6/ φ represent the transition point between two adjacent code words (for example: 0000 0000 000φ)

represents the transition between code words 0000 0000 0000 and 0000 0000 0001, φφφφ φφφφ φφφφ

represents the transition between code words 0111 1111 1111 and 1000 0000 0000 and

1111 1111 111φ represents the transition between code words 1111 1111 1110 and 1111 1111 1111.