MIL-M-38510-504 Microcircuits, Digital, Bipolar Programmable Logic, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, bipolar, programmable logic microcircuits which employ titanium tungsten TiW resistors as the fusible link or programming element. Two product assurance classes and a choice of case outlines and lead materials and finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.4.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59

MIL-M-38510/5048

TA8LE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 1/ TC = -55°C to +125°C	Device type	Limits		Unit
Test	Symbol	Conditions 1/ TC = -55°C to +125°C	Device type	Min	Max	Unit
Propagation delay low to high impedance	tPLZ	See figure 5 4/	01,03 04	---	30	ns
Propagation delay low to high impedance	tPLZ	See figure 5 4/	05,06 07,09 10	---	45	ns
Propagation delay high impedance to output high (pin 11 to output enable)	tPZH	See figure 5 5/	02,03 04,05 06,08 09,10	---	25	ns
Propagation delay high impedance to output low (pin 11 to output enable)	tPZL		02,03 04,05 06,08 09,10	---	25	ns
Propagation delay output high to high impedance (pin 11 to output disable)	tPHZ		02,03 04,05 06,08 09,10	---	25	ns
Propagation delay output low to high impedance (pin 11 to output disable)	tPLZ		02,03 04,05 06,08 09,10	---	25	ns
Clock to output high	tPCH	See figure 5 5/	02,03 04	---	25	ns
Clock to output high	tPCH		05,06 08,09 10	---	25	ns
Clock to output low	tPCL		02,03 04	---	20	ns
Clock to output low	tPCL		05,06 08,09 10	---	25	ns
Minimum clock pulse width	tP(CL)		02,03 04	20	---	ns
Minimum clock pulse width	tP(CL)		05,06 08,09 10	25	---	ns
Minimum setup time	tSU		02,03 04	30	---	ns
			05,06	55	---	ns
			08,09 10	50	---	ns
Minimum hold time	tH	See figure 5 5/	All	0	---	ns
Maximum clock frequency	fMAX	See figure 5 5/	02,03 04	---	20	MHz
			05,06	---	12	MHz
			08,09 10	---	14	MHz

1/ Complete terminal conditions shall be as specified in table III.

2/ Only one output shorted at a time.

3/ I/O terminal leakage is the worst case IIX or IOZH.

4/ Applies to nonregistered outputs only, with internal output enables.

5/ Applies to registered outputs only, with external output enables (pin 11).