MIL-M-38510-63 Microcircuits, Digital, Ecl, Quad Translator, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, ECL, logic gating microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27

MIL-M-38510/63C

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 1/ 2/ -55°C ≤ TC ≤ +125°C	Device types	Limits		Unit
				Min	Max
Input breakdown voltage	BVIN	VEE = -5.2 V, VCC = +5.0 V, IIN = 1 mA	01	5.5	- - -	V
Transition time, low-to-high level	tTLH	VEEL = -3.2 V, VCCH = +7.0 V, VGG = +2.0 V, Load = 100 n to GND	01	1.0	5.0	ns
		VEE = -5.2 V, VCC = +5.0 V, Load = 450 n 25 pF	02	- - -	5.3
Transition time, high-to-low level	tTHL	VEEL = -3.2 V, VCCH = +7.0 V, VGG = +2.0 V, Load = 100 n to GND	01	1.0	5.0	ns
		VEE = -5.2 V, VCC = +5.0 V, Load = 450 n 25 pF	02	- - -	5.3
Propagation delay time, low-to-high level	tPLH	VEEL = -3.2 V, VCCH = +7.0 V, VGG = +2.0 V, Load = 100 n to GND	01	1.0	8.0	ns
		VEE = -5.2 V, VCC = +5.0 V, Load = 450 n 25 pF	02	1.0	7.0
Propagation delay time, high-to-low level	tPHL	VEEL = -3.2 V, VCCH = +7.0 V, VGG = +2.0 V, Load = 100 n to GND	01	1.0	8.0	ns
		VEE = -5.2 V, VCC = +5.0 V, Load = 450 n 25 pF	02	1.0	7.0

1/ Complete terminal conditions shall be as specified in table III.

2/ For voltages, the minimum and maximum limits are based on algebraic values. For currents, the minimum and maximum limits are determined by absolute value where the sign is only an indication of conventional current

direction (i.e., current into terminal is positive).

3/ Applicable to "B" inputs only.