MIL-M-38510-76 Microcircuits, Digital, Bipolar Schottky Ttl, Cascadable, Shift Registers, Monolithic SiliconThis specification covers the detail requirements for monolithic, silicon, Schottky TTL, shift register microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.4.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27

MIL-M-38510/76C

1.3  Absolute maximum ratings.

Supply voltage range ......................................................  -0.5 V dc to +7.0 V dc

Input voltage range .........................................................  -1.2 V dc at -18 mA to +5.5 V dc

Storage temperature range  ............................................  -65°C to +150°C Maximum power dissipation   (PD)   1/

Device type 01  ........................................................  700 mW

Device type 02   .......................................................  700 mW Lead temperature (soldering 10 seconds) ......................  300°C Thermal resistance, junction-to-case  (eJC)

Cases E and F  ........................................................  (See MIL-STD-1835)

Junction temperature  (TJ )  2/ ........................................  175°C

1.4  Recommended operating conditions.

Supply voltage (VCC)  ......................................................  4.5 V dc minimum to +5.5 V dc maximum

Minimum high level input voltage (VIH)............................  2.0 V dc

Maximum low level input voltage (VIL)  3/ .......................  0.8 V dc

Case operating temperature range (TC ) .........................  -55°C to 125°C Fan out

Device type 01

High logic level .................................................  20

Low logic level ..................................................  10

Device type 02

High logic level .................................................  20

Low logic level ..................................................  10

Device type 01

Width of clock input pulse  .........................................  10 ns minimum

Width of clear input pulse ..........................................  12 ns minimum tP (data) .....................................................................    8 ns minimum

Data input setup time  ................................................    5 ns minimum

Hold time at any input  ...............................................    3 ns minimum

Mode control setup time ............................................  11 ns minimum

Device type 02

Width of clock input pulse  .........................................  10 ns minimum

Width of clear input pulse ..........................................  12 ns minimum tP  (data) .....................................................................    8 ns minimum Shift load input setup time .........................................  11 ns minimum Data input setup time  ................................................    5 ns minimum Clear input setup time  ...............................................    9 ns minimum Shift load release time ...............................................    6 ns minimum Data hold time ...........................................................    3 ns minimum

1/    Must withstand the added PD  due to short circuit condition (e.g. IOS).

2/    Maximum junction temperature should not be exceeded except in accordance with allowable short

duration burn-in screening condition in accordance with MIL-PRF-38535.

3/    VIL = 0.7 V at +125°C.

2