MIL-M-38510-382 Microcircuits, Digital, Bipolar, Advanced Low Power Schottky Ttl, D-Type Latches, Cascadable, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, advanced low power Schottky TTL, D-type latches, bistable logic microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63

TABLE III. Group A inspection for device type 03 - Continued. Terminal conditions (pins not designated may be high � 2.0 V; low s 0.8 V; or open).

1/ Pins not referenced are N/C.

2/ IIL limits shall be as follows:

Test	Min/Max limits in µA for circuit
Test	A	B	C
IIL	0/-100	0/-100	0/-200

3/ Method 3011 shall be used, except the output voltage shall be as specified herein, and the output current shall be operating rather than short circuit current. The output conditions have been chosen to produce a current that closely approximates one-half of the true short circuit output current IOS.

4/ IO limits for circuit C shall be -70 to -110 mA.

5/ Tests shall be performed in sequence, attributes data only.

6/ Outputs shall be high � 1.5 V; low s 1.5 V.