MIL-M-38510-123 Microcircuits, Linear, Cmos, Negative Logic, Analog Switch, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, CMOS negative logic analog switches. Two product assurance classes and a choice of case outlines and lead finishes are provided and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.3

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35

Test

Symbol

Conditions

V+ = 15 V, GND = 0 V, V- = -15 V

Unless otherwise specified

Temperature range

Device type

Limits

Unit

Min

Max

Capacitance:

Output switch

COS

TA = 25°C, GND = 0 V,

f = 1 MHz, (see 4.4.1c), VIH  = 5 V

01,02

20

pF

Off isolation

VISO

TA = 25°C, f = 200 kHz,

Vgen = 1 Vp-p,

(see 4.4.1d, 4.4.3c, and

4.4.4)

01,02

60

dB

Crosstalk between

channels

VCT

TA = 25°C, f = 200 kHz,

Vgen = 1 Vp-p,

(see 4.4.1d, 4.4.3c, and

4.4.4)

01,02

60

dB

Charge transfer

error

VCTE

TA = 25°C,

(see 4.4.1d, 4.4.3c, and

4.4.4)

01,02

-10

10

mV

Turn "ON" time

t(ON)

CL  = 100 pF, RL = 1 kν,

(Figure 9)

TA = 125°C

01,02

800

ns

TA = -55°C, 25°C

600

Turn "OFF" time

t(OFF)

CL  = 100 pF, RL = 1 kν,

(Figure 9)

TA = 125°C

01,02

650

ns

TA = -55°C, 25°C

500