MIL-M-38510-702 Microcircuits, Linear, Regulating Pulse Width Modulators, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, regulating, pulse width modulator microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.3

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25

Test

Symbol

Conditions   1/

-55qC s TC s +125qC

see figure 3

unless otherwise specified

Device type

Limits

Units

Min

Max

Error amplifier section

Input offset voltage

VIO1

All

-5.0

5.0

mV

Input bias current

±IIB1

All

-1.0

µA

Input offset current

IIO1

All

-250

250

nA

Open loop voltage

gain

AVS

∆VO = 1.2 V to 3 V, VCM = 2 V

All

80

dB

Unity gain bandwidth

GBW

TC = +25qC

All

0.7

Hz

Common mode rejection ratio

CMRR1

0 V s VCM s 38 V, VIN = 40 V

All

75

dB

Power supply rejection ratio

PSRR1

8 V s VIN s 40 V, VCM = 2 V

All

80

dB

Output sink current (COMPENSATION pin)

ISINK

-15 mV s VID s -5 V, VCOMP pin = 1.2 V

All

2.0

mA

Output source current

(COMPENSATION

pin)

ISOURCE

15 mV s VID s 5 V, VCOMP pin = 2.5 V

All

-0.4

mA

High level output voltage

VOH1

RL = (COMP) 15 kn

All

4.3

V

Low level output voltage

VOL1

RL = (COMP) 15 kn

All

1.0

V

Current sense amplifier section

Amplifier gain

AV

V(-CUR SENSE pin) = 0 V, V(CUR LIM/SS pin) open  3/ 4/

All

2.5

3.15

V

Maximum differential signal (positive and negative current sense pin voltages)

VDIFF

V(CUR LIM/SS pin) open,  3/ (COMP pin) = 15 kn

All

1.1

V

Input offset voltage

VIO2

V(CUR LIM/SS pin) = 0.5 V, COMP pin open   3/

All

-25

25

mV

Common mode rejection ratio

CMRR2

1 V s VCM s 12 V

All

60

dB

Power supply rejection ratio

PSRR2

8 V s VIN s 40 V

All

60

dB