MIL-M-38510-656 Microcircuits, Digital, High-Speed Cmos, Flip-Flops, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, high speed CMOS, logic microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided and are reflected in the complete Part or Identifying Number PIN. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535 see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56

MIL-M-38510/656A

4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 Screening. Screening shall be in accordance with MIL-PRF-38535 and shall be conducted on all devices prior to qualification and conformance inspection. The following additional criteria shall apply:

a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.

b. Delete the sequence specified as interim (pre-burn-in) electrical parameters through interim (post-burn-in)

electrical parameters of table IA of MIL-PRF-38535 and substitute lines 1 through 7 of table II herein.

c. Burn-in (method 1015 of MIL-STD-883).

(1) Unless otherwise specified in the manufacturers QM plan for static tests (test condition A), ambient temperature (TA) shall be +125°C minimum. Test duration for each static test shall be

24 hours minimum for class S devices and in accordance with table I of method 1015 for class

B devices.

i. For static burn-in I, all inputs shall be connected to GND. Outputs may be open or connected to VCC/2. Resistors R1 are optional on both inputs and open outputs, required on outputs connected to VCC/2. Resistors R1 = 680n to 47 kn.

ii. For static burn-in II, all inputs shall be connected through the R1 resistors to VCC.

Outputs may be open or connected to VCC/2. Resistors are optional on open outputs,

required on outputs connected to VCC/2. Resistors R1 = 680n to 47 kn. iii. VCC = 6.0 V ±0.5 V; VCC/2 = VCC/2 ±0.5 V.

(2) Unless otherwise specified in the manufacturers QM plan for dynamic test (test condition D),

ambient temperature shall be +125°C minimum. Test duration shall be in accordance with table I of method 1015.

i. For dynamic burn-in, all inputs shall be connected through the resistors in parallel to a common clock pulse. Outputs shall be connected to VCC/2 ±0.5 V through the resistors. For device types 01 and 03 resistors = 1 kn ±5% for outputs. For device types 02,

04-06, and 52 resistors = 680n ±5% for outputs. For all devices input resistors = 1 kn to

47 kn ±20% for inputs.

ii. CP1 = 100 kHz, CP2 = 50 kHz ±50% square wave; duty cycle = 50% ±15%; VIH = 4.5 V to VCC; VIL = 0.0 V ±0.5 V; tTHL, tTLH < 500 ns.

iii. VCC = 6.0 V ±0.5 V; VCC/2 = VCC/2 ±0.5 V.

d. Interim and final electrical test parameters shall be as specified in table II.

e. For class S devices, post dynamic burn-in, or class B devices, post static burn-in, electrical parameter measurements may, at the manufacturer's option, be performed separately or included in the final electrical parameter requirements.