MIL-M-38510-308 Microcircuits, Digital, Bipolar, Low-Power Schottky Ttl, Arithmetic Logic Units/Function Generators, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, low-power Schottky TTL, arithmetic logic units/function generators. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34

Test

Symbol

Conditions  1/

-55°C ≤ TC  ≤ +125°C

Limits

Unit

Min

Max

Short circuit output current at

P , F 0 thru F 3 outputs

I0S3

VCC  = 5.5 V,  2/  4/

-15

-100

mA

Collector cutoff current at

A = B output

ICEX

VCC  = 4.5 V, V(A = B)  = 5.5 V, all input = 4.5 V

100

µA

Supply current

ICC1

VCC  = 5.5 V,

S0 thru S3, M, and A = 5.5 V

35

mA

ICC2

VCC  = 5.5 V, S0 thru S3 and M = 5.5 V, all others grounded

35

mA

Propagation delay times, high to low level output:  5/, 6/

A i or  B i to any  F ,  sum  mode

tPHL1

VCC  = 5.0 V, See figure 4

sum  mode test table

2

37

ns

A i or  B i to any  F ,  diff mode

tPHL2

VCC  = 5.0 V, See figure 4

diff  mode test table

2

55

ns

A i or  B i to  P ,  sum  mode

tPHL3

VCC  = 5.0 V, See figure 4

sum  mode test table

2

52

ns

A i or  B i to  P ,  diff mode

tPHL4

VCC  = 5.0 V, See figure 4

diff  mode test table

2

57

ns

A i or  B i to  G,  sum  mode

tPHL5

VCC  = 5.0 V, See figure 4

sum  mode test table

2

42

ns

A i or  B i to  G,  diff mode

tPHL6

VCC  = 5.0 V, See figure 4

diff  mode test table

2

55

ns

Cn to any F ,  sum  mode

tPHL7

VCC  = 5.0 V, See figure 4

sum  mode test table

2

37

ns

A i to  B i to A = B,  diff mode

tPHL8

VCC  = 5.0 V, See figure 4

diff  mode test table

2

100

ns

Cn to Cn+4,  sum  mode

tPHL9

VCC  = 5.0 V, See figure 4

sum  mode test table

2

37

ns

Cn to Cn+4,  diff  mode

tPHL10

VCC  = 5.0 V, See figure 4

diff  mode test table

2

37

ns

A i or  B i to  C n+4,  sum  mode

tPHL11

VCC  = 5.0 V, See figure 4

sum  mode test table

2

64

ns

A i or  B i to  C n+4,  diff  mode

tPHL12

VCC  = 5.0 V, See figure 4

diff  mode test table

2

60

ns

A i or  B i to any  F , logic mode

tPHL13

VCC  = 5.0 V, See figure 4 logic mode test table

2

48

ns