MIL-M-38510-307 Microcircuits, Digital, Bipolar Low-Power Schottky Ttl, Decoders, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, low-power Schottky TTL, decoder microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.3.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24

MIL-M-38510/307D

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C = TC = +125°C unless otherwise specified		Device types	Limits		Unit
Test	Symbol	Conditions -55°C = TC = +125°C unless otherwise specified		Device types	Min	Max	Unit
High level output voltage	VOH1	VIL = 0.7 V VCC = 4.5 V VIH = 2.0 V	IOH = -50 ∝A	04	2.4		V
High level output voltage	VOH2		IOH = -400 ∝A	01, 02, 03	2.5		V
Low level output voltage at BI/RBO	VOL1		IOL = 1.6 mA	04		0.40	V
Low level output voltage	VOL2		IOL = 1/	01, 02, 03, 04		0.40	V
Input clamp voltage	VIC		IIN = -18 mA, TC = +25°C	All		-1.5	V
Maximum collector cut-off current	ICEX		VOH = 15 V	04		250	∝A
Low level input current at A, B, C, D, G	IIL1	VCC = 5.5 V VIN = 0.4 V		01	-.001	-.38	mA
				02, 03	-.03	-.40
				04	-.10	-.34
Low level input current at LT and RBI	IIL2			04	-.11	-.36	mA
Low level input current at BI/RBO	IIL3			04	-.36	-1.37	mA
High level input current	IIH1		VIN = 2.7 V	All		20	∝A
High level input current	IIH2		VIN = 7.0 V	All		100	∝A
Short circuit output current	IOS		VIH = 5.5 V 2/ VIL = GND	01, 03	-6	-130	mA
Short circuit output current	IOS		VIH = 5.5 V 2/ VIL = GND	02	-15	-100	mA
Supply current	ICC			01		10	mA
				02		11
				03, 04		13
Propagation delay time, low to high level	tPLH1	VCC = 5.0 V CL = 50 pF ±10%	RL = 665ν ±10%	04	5	158	ns
Propagation delay time, low to high level through 2 levels of logic (binary select to output)	tPLH2		RL = 2.0 kν ±10%	01, 02	5	38	ns
Propagation delay time, low to high level through 2 levels of logic (A, B, C, or D to output)	tPLH2			03	5	45	ns
Propagation delay time, low to high level through 2 levels of logic (enable to output)	tPLH3			01	5	35	ns
	tPLH3			02	5	44	ns

See footnotes at end of table.