MIL-M-38510-15 Microcircuits, Digital, Ttl, Bistable Latches, Monolithic SiliconThis specification covers the detail requirements for monolithic, silicon, TTL, 4-bit bistable latch microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.4.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51

MIL-M-38510/158

NOTES:

1. The master reset input has the following characteristics: VGEN = 3 V, t0 = t1 ≤ 10 ns, tP( MR ) = 18 ns and PRR =

1 MHz.

2. The enable inputs have the following characteristics: VGEN = 3 V, t1 = t0 ≤ 10 ns, tP( E ) = 20 ns, tREC = 0 ns, PRR = 1 MHz and ZOUT = 50n .

3. Recovery time is the minimum time that enable must remain low after the master reset transition from low to

high in order for the latch to recognize and store high data.

Figure 7. Switching time test circuit and waveforms for device type 04.