MIL-M-38510-231 Microcircuits, Digital, Schottky Ttl, 1024 Bit Random Access Memory Ram, Monolithic SiliconThis specification covers the detail requirements for monolithic silicon, Schottky TTL, static, 1024 bit random access memory microcircuits. Two product assurance classes and a choice of case outlines/lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.4.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 - 25 - 26 - 27 - 28 - 29 - 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43 - 44 - 45 - 46 - 47 - 48 - 49 - 50 - 51 - 52 - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63

Test

Symbol

conditions 1/

-55°c ≤ Tc  ≤ +125°c unless otherwise specified

Device

Type

Limits

Units

Min

Max

High-level output voltage

VOH

Vcc = 4.5 V    VIN = 2.1 V IOH = -5.2 mA

02, 04, 06, 08,

10, 12, 13, 14, 15

2.4

V

Low-level output voltage

VOL

Vcc  = 4.5 V VIN = 0.8 V

IOL = 16 mA

01-08,  13

0.45

V

IOL = 8 mA

09-12, 14, 15

High level input current

IIH1

Vcc = 5.5 V VIN = 5.5 V

All

40

µA

Low level input current

IIL

Vcc = 5.5 V VIN = 0.45 V

01-08, 13

-1.0

-400

µA

09-12, 14, 15

-10.0

-300

Output leakage

IcEX

Vcc = 5.5 V

VOH = 5.5 V

01, 05

100

µA

VOH = 4.5 V

03, 07, 09, 11

Output current, short circuit to ground

IOS

Vcc = 5.5 V VOUT = GND 2/

02, 04, 06, 08, 13

-20

-100

mA

10, 12, 14, 15

-10

-70

High-impedence (off-state)

output high current

IOHZ

Vcc = 5.5 V

VOH = 2.4 V

04, 08, 10, 12,

13, 14, 15

50

µA

VOH = 4.5 V

02, 06

50

µA

High-impedence (off-state)

output low current

IOLZ

Vcc = 5.5 V VOL = 0.45 V

02, 04, 06, 08,

10, 12, 13, 14, 15

-50

µA

Input diode clamping voltage

VIc

Vcc = 5.5 V

TA  = 25°c

IIN  = -12 mA

01, 02, 05, 06

-1.5

V

IIN  = -10 mA

03, 04, 07, 8-15

Supply current

Icc

Vcc = 5.5 V  3/

01, 02, 05-10, 14

170

mA

03, 04, 13

75

11, 12, 15

90

Address access time

tAVQV

Vcc = 4.5 V and 5.5 V

cL  = 30 pF

See figure 5

01, 02, 05, 06,

09, 10

60

ns

03, 04

70

07, 08, 14

45

11, 12

75

13

50

15

55

chip select time

tSVQV

01-06, 09-12

45

ns

07, 08, 13, 14

35

15

40

chip select output disable time

tScQV

01, 03, 05

50

ns

07

35

09, 11

45

Write recovery time

tWHQV

01, 02, 05, 06, 09

10, 11, 12

50

ns

03, 04

55

07, 08

40

13, 14

40

15

45

Output select time

tELQV

14

35

ns

15

40

Output select disable time to high Z

tEHQZ

14

35

ns

15

40

Write setup time

tWLQV

01, 03, 05, 09, 11

45

ns

07

35

Write pulse width

tWLWH

01, 02, 05, 06,

09, 10, 15

40

ns

03, 04

50

07, 08, 13, 14

35

11, 12

55