MIL-M-38510-77 Microcircuits, Digital, Schottky Ttl, Decoders, Monolithic SiliconThis specification covers the detail requirements for monolithic, silicon, Schottky TTL, decoder microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, see 6.4.

Pages 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20

Test

Symbol

Conditions

-55°C ≤ TC ≤ +125°C

unless otherwise specified

Device type

Limits

Units

Min

Max

High level output voltage

VOH

VCC = 4.5 V, VIH = 2.0 V, VIL = 0.8 V, IOH = 1.0 mA, TC = +125°C, VIL = 0.7 V

01, 02

2.5

V

Low level output voltage

VOL

VCC = 4.5 V, VIH = 2.0 V, VIL = 0.8 V, IOL = 20 mA, TC = +125°C, VIL = 0.7 V

01, 02

0.5

1/

V

Input clamp voltage

VIC

VCC = 4.5 V, IIN = -18 mA TC = +25°C

01, 02

-1.2

V

High level input current, all inputs

IIH1

VCC = 5.5 V, VIN = 2.7 V

01, 02

50

µA

High level input current, all inputs

IIH2

VCC = 5.5 V, VIN = 5.5 V

01, 02

1.0

mA

Low level input current, all inputs

IIL

VCC = 5.5 V, VIN = 0.5 V

01, 02

-0.75

-2.0

mA

Short-circuit output current

IOS

VCC = 5.5 V  2/

01, 02

-40

-110

mA

Supply current

ICC

VCC = 5.5 V

01

74

mA

02

90

mA

Propagation delay time, low-to- high level through 2 levels of logic (binary select to output)

tPLH1

VCC = 5.0 V,

CL = 50 pF, RL = 2800

01

2

12

ns

02

2

13

ns

Propagation delay time, high-to- low level through 2 levels of logic (binary select to output)

tPHL1

01

2

16

ns

02

2

19

ns

Propagation delay time, low-to- high level through 3 levels of logic (binary select to output)

tPLH2

01

2

17

ns

02

2

18

ns

Propagation delay time, high-to- low level through 3 levels of logic (binary select to output)

tPHL2

01

2

16

ns

02

2

17

ns